This paper reports on an experiment realized on the IBM 5Q chip which demonstrates strong evidence for the advantage of using error detection and fault-tolerant design of quantum circuits. By showing that fault-tolerant quantum computation is already within our reach, the author hopes to encourage this approach.
Introduction
Quantum systems in laboratories around the world are reaching unprecedented level of control and precision for a variety of devices aiming at implementing reliable qubits. Yet, due to the very nature of those devices, errors are still notably present. In order to be able to execute long quantum algorithms, improvements should be made using quantum error correction and fault-tolerant schemes. So-called threshold theorems [1, 2] prove that there exists error rates below which this approach is guaranteed to improve the device performance. However, between those theorems and real experiments there remains a fog of technical details which clouds the actual practicality of error correcting codes.
Already some experiments which demonstrate the usefulness of quantum error correcting codes to protect a quantum memory have been done, e.g. [3] [4] [5] [6] [7] , but a demonstration of protected computation is still missing.
Inspired by a recent proposal by D. Gottesman [8] , we used the IBM 5Q chip to show that error detection can improve some simple sampling tasks, thus turning a tiny portion of fog into blue sky. This is, to the author's knowledge, the first experimental demonstration of error detection and fault-tolerance improving a quantum computation. Independently of this work, in [7] the authors demonstrate fault-tolerant state preparation on the same device.
The paper is organized as follows. In section 2 we present the principle of the approach and its specialization to the IBM 5Q chip. In section 3 the experimental results are shown and analyzed.
Demonstrating fault-tolerance
The idea behind fault-tolerance is to devise error correcting codes and the corresponding processes of encoding, correcting, computing or measuring within the code that are able to correct more errors than they introduce [9] . The difficulty in devising such processes is that they are built out of components that are all faulty, so adding some might do more harm than it can help. Devising, proving and simulating fault-tolerant schemes has been pursued for the last 20 years, e.g. [1, [9] [10] [11] [12] [13] , but improving and finding better schemes is still important and a subject of ongoing research, e.g. [14] .
Taking one of these schemes and experimentally demonstrating its fault-tolerance, i.e finding an improvement of performance going from bare to encoded implementation, provides the ultimate validation of the scheme.
General approach
A full description of what a general approach to demonstrate fault-tolerant quantum computation could be, is given in [8] ; we just briefly recall it here. The idea is to choose a quantum error correcting code C, admitting fault-tolerant circuits for the preparation of some logical states, denoted as |s 1 , . . . , |s m ∈ S C FT , as well as for some logical quantum gates, denoted as U 1 , . . . , U n ∈ G C FT . Using these as building blocks one can then randomly draw a state preparation from S C FT , then draw a sequence of gates from G C FT to obtain an encoded fault-tolerant circuit.
More precisely, following the formalism of rectangles and extended rectangle introduced in [10] , one interleaves the logical units (gates in G C FT , or preparation of states in S C FT ) with a fault-tolerant circuit for error correction. Rectangles designate circuits comprising one logical unit preceded by a round of error correction, extended rectangles designate circuits comprising one logical unit preceded and followed by a round of error correction. The precise conditions to satisfy in order to be fault-tolerant for distance 3 codes are stated in [10] . This ensures that the whole computation is tolerant to one fault per extended rectangle.
The error model considered in this paper is that the failure of any component can introduce any Pauli error on the qubits acted on by the component. In our case, we cannot perform fault-tolerant detection of errors, so our circuits will only tolerate a single fault in total.
The encoded circuits then have to be compared to a bare implementation implemented directly on physical qubits. Sampling from the final state produced by the circuit in the computational basis and comparing the probability distribution obtained with the expected one gives a simple comparison metric. Note that this supposes that the circuits are small enough or simple enough so that one can classically simulate sampling from the final state efficiently. A successful demonstration of fault-tolerant quantum computation happens if the encoded circuits show better performance than the bare circuits. To be the most convincing, one needs to use the best of the physical qubits as well as the most efficient implementation for the bare circuits. In 2016 IBM released a quantum chip with fixed-frequency superconducting transmon qubits, named IBM 5Q. They provide worldwide cloud access to the chip under an initiative called the "IBM Quantum Experience" [15] . The IBM 5Q chip has five qubits, natively named q 0 to q 4 . It features single qubit Clifford gates, the T gate (diag(1, e iπ/4 )) as well as some two-qubits CNOTs with a certain layout represented in Figure 1a . This many qubits is the right number to use for a demonstration using the [[4, 2, 2]] code as discussed in [8] .
The [ [4, 2, 2] ] code encodes two qubits into four physical qubits. Its code space is stabilized by the all-X and all-Z Pauli operators (
together with the logical Pauli operators, they are represented in Figure 1b . The logical code states are
The code also admits transversal implementations of two Clifford gates, namely H⊗H·SWAP, where H is the Hadamard gate, see Figure 2a , and the controlled phase or CZ gate, see Figure 2b . Moreover, if the five qubits have the right connectivity then there are faulttolerant circuits preparing the logical states |00 L , |0+ L and |00 L + |11 L . For the cat state |00 L , see (1) , there exists a fault-tolerant preparation including one ancillary qubit to verify the preparation. One post-selects on a successful preparation. The logical states |0+ L and |00 L + |11 L are both two Bell pairs but with different pairings. They both also have fault-tolerant preparation circuits: all those circuits are described in [8] . Unfortunately, the IBM 5Q chip doesn't have the right connectivity. First look at the preparation of |00 L whose fully fault-tolerant circuit is shown in Figure 3a . The CNOT between q 1 and q 3 cannot be done on the IBM 5Q chip (see Figure 1a) . Fortunately, there is a connection between q 1 and q 2 , one between q 2 and q 3 and the prepared state is invariant under permutation of the qubits. So swapping q 1 and q 2 at the end prepares the same state. Then commuting the SWAP three gates backwards gives a circuit where all CNOTs can be done on the IBM 5Q chip. The resulting circuit is shown in Figure 3b . The only possible harmful error is two X Pauli errors on q 1 and q 2 introduced by a faulty SWAP. This error would go undetected and corresponds to the logical X 1 ⊗ X 2 . All the other possible errors are either detectable or stabilize the prepared state. For the preparation of |0+ L , we want to create a Bell pair between q 1 and q 3 and between q 2 and q 4 . Once again the missing connection is between q 1 and q 3 , but we can do a similar trick, swapping q 1 and q 2 at the beginning and commuting the SWAP gate one CNOT forward, see the resulting circuit in Figure 5a . Also for this circuit, an undetected logical X 1 ⊗ X 2 can occur because of the SWAP gate. So we don't have fully-fault tolerant circuits for the |00 L and |0+ L states but they can fail only in one way, namely undergoing an undetected logical X 1 ⊗ X 2 error. The preparation for |00 L + |11 L can itself be done fault-tolerantly, see Figure 5b . To summarize, our sets of initial states and gates are
The [ [4, 2, 2] ] code is only an error detecting code, that is, it can detect one Pauli error but cannot correct it. This means that in place of error correction we have to rely on postselection to remove errors. In other words, we throw away runs where we detect that an error occurred, either from the ancilla measurement checking state preparation, or from the final measurement which indicates, when the parity of the outcomes is odd, that S Z has value −1.
As mentioned before, we cannot interleave rounds of error detection between state preparation and the gates. That means that the final circuit is only tolerant to a single failure (a) q 0 → |0 Figure 3 : (a) The fully fault-tolerant circuit to prepare the cat state |00 L . One can verify that the failure of a single component leads to either: the ancilla q 0 is |1 (a flag for postselection); there is a single-qubit error on output; or a logical error occurs which leaves |00 L invariant. The CNOT in the dashed box cannot be done on the IBM 5Q chip since there is no connection between q 1 and q 3 . (b) Modified circuit for the IBM 5Q chip preparing the logical state |00 L . The SWAP gate is implemented via the circuit in Figure 4 . If the SWAP gate fails, it can introduce Pauli X errors on q 1 and q 2 , which would not be detected and which constitute a logical X 1 ⊗ X 2 error.
during the whole computation (except for the specific undetectable X 1 ⊗X 2 failure highlighted above). Figure 4 : Implementation of the SWAP gate.
Tailored comparison
To obtain the most convincing demonstration of fault-tolerant computation we adapt the general approach to our specific setting. Firstly, we don't have fully fault-tolerant circuits so we need to have a close look at each logical circuit realized in order to understand the results. Secondly, since we have such a small system we can exhaustively find and try all the logically equivalent circuits and optimize the bare version for each one. Essentially, we are making it most likely for the bare version of the task to prevail. From the set of states S FT , and set of gates G FT , one can obtain 20 different stabilizer states. All the states with their most efficient bare preparation circuit, using the native set of gates provided by IBM, are listed in Table 1 . We used a brute force approach to find them, they are the circuits that we have tested. 
Comments on the tested circuits
Looking at the 20 different circuits we can separate them into two classes, one whose encoded version is fault-tolerant, and one whose encoded version is not, see Table 1 . We will use a slightly broader meaning for the word fault-tolerant in this classification. We say a circuit is fault-tolerant if no one-component failure can lead to an error that affects the measurement outcome. For example for circuit #13, the state preparation |00 is not fault-tolerant in the strict sense as an X 1 ⊗ X 2 error can happen undetected, but the following circuit contains one H ⊗ H so this error won't change the measurement outcome. We therefore put these circuits in the fault-tolerant class.
Another remark about the 20 circuits is that the non fault-tolerant ones only have singlequbit gates in the bare version whereas most of the fault-tolerant circuits contain a two-qubit gate (CNOT) for the bare version.
Experimental results
In this section we present the results of an experiment comparing the bare and encoded versions of the 20 different circuits. All the runs have been conducted on the IBM 5Q chip between the 10th and 23rd of March 2017. Interfacing with the chip was done via the Python API client [16] developed by IBM (examples of how to use it can be found at [17] ). A jupyter notebook to reproduce the present experiment and the data presented here is accessible at [18] . A personal token number is required to access the IBM 5Q chip, request for accessing the chip can be made at [15] .
Parameters and runs
The IBM 5Q chip is calibrated at least once a day, our experiment was realized with four different calibrations showed in Figure 9 . Each circuit was run 36 times (9+12+5+10) in batches of 8192 shots each.
The two qubits that have been chosen to execute the bare versions are q 0 and q 2 . They are, for every calibration, the connected pair with the smallest readout error, and they were showing the best performances. Note that the bare circuits have depth at most five for a total duration of about 1µs. The T 1 and T 2 for all qubits are at least 30µs so can induce an error rate of at most 3 × 10 −2 . Qubits q 1 , q 3 and q 4 show readout error rates larger than that, hence the choice.
For each circuit run, the 8192 shots are done right one after another in a short time. We consider that the chip is exactly in the same conditions during each run. Between any two of the 36 runs a large amount of time can pass or there can even be a full recalibration of the chip. Each of the 36 runs are therefore analyzed independently. Number of gates in the bare circuit
Comparisons

Difference
Non fault-tolerant circuits Fault-tolerant circuits Figure 6 : These two plots summarize the performances of the 20 different circuits. On the left, there are two data points per circuit: a red cross represents the bare implementation and a blue star the encoded implementation. Both points are placed on the vertical axis determined by the number of gates in the bare circuit and show the average statistical distance to the ideal output distribution. On the right, the difference between the encoded and the bare performance for each of the 20 circuits. In red are the circuits that are not fault-tolerant: they are also the ones for which encoding gives worst performance. In green are the fault-tolerant circuits: for these, encoding gives better performance. The error bars show the confidence interval at 99%.
For each circuit and each run we want to compare the observed outcome distribution with the ideal one. The ideal distribution is 8192 independent samples from a distribution with four possible outcomes occurring with probabilities p 00 , p 01 , p 10 and p 11 . The values for p ij can be read from Table 1. Assuming that the conditions stay identical during one run and that the 8192 shots are independent, we observe independent samples from a four-outcome distribution with some different probabilitiesp 00 ,p 01 ,p 10 andp 11 .
We then use as a metric the statistical distance :
This quantity is estimated for each run bŷ
where n ij is the number of observation of outcome ij and n valid is the number of shots kept after post-selection. This estimator for D is slightly biased except for the case where only one of the p ij is non-zero (because in this case it becomes linear). We use this estimator to keep the analysis simple. Each of the runs has some differentp ij and we have no information about how thep ij s vary. Therefore we will assume that there are fluctuations around the mean ofD following some unknown normal distribution and use this model to compute confidence intervals [19] . This means that the final data points and their confidence intervals don't exactly reflect knowledge of D but only ofD which we believe is still a valid quantity to characterize the performance of the circuits. The post-selection ratio varies between 31.6% and 85.3% of shots kept with a mean of 56.2% over all circuits and all runs.
The results can be seen in Figure 6 . One can see some sort of crossover: for bare circuits with less than 3 gates the bare version seems to perform better whereas for bare circuits with more than 3 gates the encoded version looks better. Looking at the differences in statistical distance between encoded and bare versions of the same circuit we observe that exactly all the circuits that we labelled fault-tolerant have an encoded version which outperforms the bare version. On the other hand the non fault-tolerant ones are better off done without encoding.
This thus constitutes strong evidence of fault-tolerant quantum computation, and shows that fault-tolerance is crucial for improving quantum circuits.
Interpretation for some circuits
Here we have a closer look at some circuits to illustrate the fault-tolerant classification that we used before. We first look at the four simplest circuits, preparing the four computational basis states in Figure 7 . One can see that the bare version outperforms the encoded one. The most frequent error for the encoded version is clearly both bits being flipped together. This confirms the fact that the circuit is not fault-tolerant to X 1 ⊗ X 2 errors. The most frequent errors for the bare version appears to be qubit decay, the 1s tend to transform to 0s.
As an other illustration, Figure 8 shows two of the circuits for which the encoded version performs better. The ideal outcome distribution for those circuits is uniform. The fact that the encoded version is more evenly distributed is clearly visible. One can see again that qubit decay is an important source of errors for the bare version. It is remarkable that the encoded version performs better when considering that it involves about four times as many gates than the bare circuit, e.g. 23 vs. 2 for circuit #13 on the right of Figure 8 . 
Conclusion
In conclusion, we have shown that already on the IBM 5Q chip one can improve some quantum computation task, namely sampling from a class of states, by using error detection and fault-tolerant design of circuits. This experiment clearly shows the fact that fault-tolerance is crucial. As better and better hardware is developed, with more physical qubits, more connectivity and smaller error rates, demonstrations of fault-tolerance will become easier to produce and become more convincing. The set of gates shown to be fault-tolerant in this paper is very restricted. For the [[4, 2, 2] ] code a few more qubits and connections would be needed to realize fully fault-tolerant circuits with error detection in between logical units. Being able to demonstrate the fault-tolerance of larger gate sets, for example the whole Clifford group for several logical qubits would be an important milestone before harnessing universal quantum computation. I would like to thank the IBM Quantum Experience team for providing extensive access to the chip and support on how to interface with it. I also would like to thank Barbara Terhal for valuable comments and feedbacks. CV acknowledge support through the EU via the ERC GRANT EQEC. The views expressed are those of the author and do not reflect the official policy or position of IBM or the IBM Quantum Experience team. Table 1 : The list of initial states and unitary circuits. The circuits are classified using a notion of fault-tolerance adapted to the sampling problem, see subsection 2.4. The final states are written exclusively in the computational basis since that is how they are measured. 
